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Abstract 
An unconventional application of switched-capacitor 
(SC) circuits i s  discussed in this communication. A 
systematic method is given for the design of piecewise- 
linear (PL) arasitic-insensitive SC chaotic discrete maps. 
A very simpye circuit is re rted which generates a random 
one-bit digital sequence. &!mulation results show that the 
random behavior is not significatively altered by large 
(about 5%) variations in  the  values of the  design 
parameters, which makes monolithic implementations 
feasible. Simulation results and layout for a 2pm double 
metal CMOS prototype are included. 
Introduction 
Continuous progress in integrated circuit technology 
makes it possible to design complete signal processing 
systems (analog plus digital) in a single chip. Switched- 
Capacitor (SC) circuits have been demonstrated to be very 
efficient for building these complex chips 11-31. As a matter 
of fact, SC techniques have been successfully applied to the 
design of a lot of signal processing basic operators, either 
linear or nonlinear. In particular si nal  generation 
(sinusoidal, triangular, square ... ) via fsC circuits have 
attracted big attention in technical literature [4-61. 
Previous work about SC signal genera tors  h a s  
concentrated on periodic waveforms. However, in other 
contexts, i t  has been shown that very simple nonlinear SC 
circuits can exhibit very complicated chaotic behaviors 171. 
It suggests the possibility of applying SC techniques for the 
generation of aperiodic, ergodic signals. Thus, on-chip 
random number generation would be possible with 
potential applications in SC-based instrumentation and 
communication chips. 
In this pa e r  we first present a systematic technique for 
the design of parasitic-insensitive SC chaotic generators 
based on piecewise-linear (PL) discrete maps, 
(1) 
f(*) being a PL function, and then give simulation results 
and layout for a SC random number generator IC prototype 
based on a two-pieces discontinuous PL map. 
DesiPn of Parasitics-insensitive PL discrete maps 
x(n+ l)=/Lx(n)l, n=0,1,2,3 ,... 
Let us consider an interval [E,, E N ] ,  a partition A={Eo, 
E , ,  ... EN} and the followingPL function, 
MoX + Po , E,<x<E, 
M , x + P ,  , E , < x < E ,  
. . . . . . . . . . . . . . . . . . . . . . . . 
Ax) = 
Mlx+P1  . E1<x<E,+, 
A more compact expression for this function can be 
obtained by using what we call here the regionalizer 
operator, as  follows, 
where we define, 
1 (3b) , A < x < B  
rgn(x,A,B) = 
0 , olherwise 
Fig.la shows a conceptual block diagram for a parasitic- 
insensitive SC implementation of eq.(3a). Each term in this 
equation contributes during the n-th odd clock phase a 
charge Aq: to the negative input terminal of the opamp, 
thus giving, 
(4) 
The im lementation of the i-th charge component in 
Fig.la cange made as is shown in Fig.lb, where we define, 
( 5 )  
and where 1 and 0" respectively denote the one and zero in 
the binary number system. 
The clockin conditions for the input switches in Fig.lb 
have to be sefected taking into account the signs of 
parameters  M I  and  PI ,  respectively. For positive 
parameters the phases in parenthesis should be used, the 
other applying for negative ones. 
By analyzing Fig.lb with (5) and using the correct 
clocking for the input switches, i t  can be concluded that 
t ,-------.----- 
! I  
. I  
: I Aqp I . 
I 
Fig. l a  actually implements the PL transfer function 
characteristics, u,(n) =A;), given in (3). Fig.2 shows the 
general circuit architecture of a SC PL function generator 
using the above methodolo . The signals WiRo that control 
the transfer of charge to tg virtual ground of the opamp 
can be implemented by using dynamic comparators as i t  is 
shown in Fig.3. 
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Figure 3 
Simplifications in the SC PL generator 
Fig.2 is a general scheme that can be simplified in case 
the PL function exhibits some kind of regularities. For 
instance, Fig.4a illustrates how to eliminate one capacitor 
and corresponding switches in case two slopes are equal, 
Mh =M,. The case in which two ordinates a t  the origin are 
equal can be handled in a similar way. On the other hand, 
Fig.4b illustrates a simplification in the case of having two 
pieces with opposite slopes. Mh = -MI. 
A discontinuous PL map for random number generation 
pieces PL function, 
Fig.5 shows an SC circuit diagram for the following two 
-A+Bx , x > o  
Ax, = (6) 
A+Bx , orherwise 
where different simplifications have been made according 
to the techniques in the above paragraph. In the next 
section this function is used as a basic building block for 
random number generation. 
Figure4 
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Figure 5 
Architectures for PL discrete maps 
Fig.6a shows the conceptual block diagram for a discrete 
map based on a parasitic-insensi tive PL function generator. 
Since the output of the function enerator is only valid 
during odd time instances, two h a%-a-period delay stages 
are required to guarantee proper timing of both positwe 
and neqative input signals of the generator. Fig.6b shows a 
parasibc-insentive implementation for the delay stages in 
Fig.6a [81. 
b) *- 
Figure 6 
Fig.7 shows the concept for a random number generator 
based on a PL discrete map. The out ut  signal dn) of the 
discrete map is compared with a regrence level E, thus 
resulting in the following digital signal a t  the output of the 
comparator, 
, x(n)>E 
, othemise 
(7) '1) 
OD 
d(n) = 
providing x(n)  is chaotic, this digital signal may be 
expected to exhibit random characteristics. 
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Figure 7 
Design of a random number generator prototype 
For the process of generation of an) via Fig.7 to be a 
random process the following conditions must be fulfilled: 
1. The underlying analog signal x(nl has to be chaotic. 
2. The process has to be ergodic (both regular and 
stationary). 
exhibit the same probability. 
3. Every possible result {d(n)=I and d(n)=O) must 
4. Probability of a n i  result i s  not dependent on either 
Analysis of the discrete map of (6) shows tha t  for 
1 <B (2 the signal x ( n )  cannot escape from the interval 
[ - A ,  AI also being chaotic in  i t .  Furthermore,  for 
B > ( = 1.451, the full interval is visited in the time evolution 
of the signal. Values of B larger than 1.45 should then be 
used. Parameter A has to be chosen to prevent the SC 
circuit implementation of the map to be locked a t  parasitic 
stable points caused by the opamp voltage saturation 
characteristics. I t  is guaranteed by fulfilling the following 
conditions, 
past or future results. 
A 
A < V d d ‘ c  H-l 
where Vl,D and VS, are the positive and negative power 
supply voltages, respectively. 
For a 5volts CMOS digital technology  VU^, =2.5u, 
VSS = - 2 . 5 ~ )  an appropriate choice owing to previous 
considerations should be A =2.1  U ,  B = 1.76. Th i s  
guarantees that a discrete map implementation based on 
Fig.5 will, in response to the power-on transient, self-start 
to generate a chaotic signal x(n) whose values a re  
comprised in a interval [ -2.1 U, 2.1 U]. Besides, they also 
guarantee that the sequence will return to this interval for 
any disturbance eventually driving x(n) outside it. 
Fig.8 shows the measured probability distribution and 
density functions for the map of (6) with A=2. lv  and 
E =1.76. As i t  can be seen, the probability density function 
is symmetrical around the point x=Ou.  It means that the 
subintervals [-A, 01 and [ O ,  A] are equally probable. 
Hence, i t  is possible to design Fig.7 in such a way tha t  
every result exhibits the same probability. I t  can be 
achieved via the discrete map of (6) with A =2.1 U, B = 1.76 
and E = Ou. 
Figure 8 
Fig.9 shows the circuit diagram of the herein pro osed 
SC random number generator. The robustness o?this 
circuits has been examined in detail by making a large 
number of simulations where A and B are randomly 
modified within typical tolerance margins around the 
nominal design values. The different simulations showed 
s t a t i o n a r y ,  r egu la r  and  ergodic behavior ,  t h u s  
demonstrating the viability of an IC prototype. 
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Figure 9 
Fig.10 shows a layout of a 2pm CMOS monolithic 
prototype. Samples are now in progress. HSPICE device 
level simulations (including parasitics capacitors and 
resistors) have been performed demonstrating the correct 
operation of the proposed circuit. Typical process tolerances 
have been also considered in the simulations. 
Conclusions 
A systematic method is presented for the design of 
parasitic-insensitive SC PL function generators and chaotic 
discrete maps. A two-pieces PL map is reported leading to a 
probability density function that is symmetrical around 
the point x = O .  Simulation results a t  the functional level 
demonstrate the feasibility of a SC random number 
generator based on this map. The corresponding random 
process exhibits regularity and stationarity properties, 
being also tolerant to typical deviations in the design 
parameters. Device level simulation results for a 2pm 
CMOS monolithic prototype are in accordance to both 
functional simulations and theoretical analysis. 
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